

SubC 3 the program counter including a first program counter and a second
4 program counter,
5 the first program counter indicating a storage position of a processing
6 packet in the memory, the processing packet being made of an integer number of
7 bytes, the storage position being a position corresponding to a byte boundary,
8 the second program counter indicating a position of processing target
9 instruction in the processing packet, the processing target instruction being an
10 operation to be executed by the processor, and the position of which does not
11 correspond to a byte boundary.

1 10. (Amended) The processor of Claim 1,
2 wherein the first program counter indicates bits of a memory address more
3 significant than a $1 + \log_2 n^{th}$ bit from a least significant, the memory address
4 specifying the storage position of the processing packet in memory, and n being a
5 length of a processing packet in bytes.

Please add the following new claim:

SubC 1 49. (New) A processor for reading instructions from a memory
2 according to a program counter, and for executing the read instruction,
3 the program counter including a first program counter and a second
4 program counter,
5 the first program counter indicating a storage position of a processing
6 packet in the memory, the processing packet being made of an integer number of
7 bytes, the storage position being a position corresponding to a byte boundary,
8 the second program counter indicating a position of processing target
9 instruction in the processing packet, by cycling through m different values, with m
10 not being a power of 2, and sending a carry if the second program counter cycles,

the processing target instruction being an operation to be executed by the
processor, and the position of which does not correspond to a byte boundary.